


High-level development and debugging of FPGA-based network programs


nik.sultana@cl.cam.ac.uk

Pietro Bressana, Richard Clegg, Paolo Costa, Jon Crowcroft,
Salvator Galea, David Greaves, Luo Mai, Andrew W Moore,
Richard Mortier, Peter Pietzuch, Jonny Shipton, Robert Soule,
Nik Sultana, Marcin Wojcik, Noa Zilberman




Intel Lynnfield
(c) Intel


Field-programmable gate arrays



Xilinx XC2064 FPGA
64 CLB x (2 3-LUTs + FF)
(c) Xilinx



http://ca.olin.edu/2005/fpga_dsp/fpga.html



- FPGAs becoming more **powerful** and **prevalent**.

Most recently in datacentres.

○ e.g., Azure, Baidu, Amazon.

- FPGAs becoming more **powerful** and **prevalent**.

Most recently in datacentres.

- But still **difficult** to program and debug!

To both **hardware** and **non-hardware** people.

Both **technical** and **non-technical** difficulties.

- Hardware programming unlike software programming.
- Generating a bitstream is a lengthy process.
- Differing interpretations for standard HDLs.
- Quality of the tools is less polished than for software.
- Strong vendor bias, closed formats, hold things back.



- FPGAs becoming more **powerful** and **prevalent**.
Most recently in datacentres.
- But still **difficult** to program and debug!
To both **hardware** and **non-hardware** people.
Both **technical** and **non-technical** difficulties.
- 30+ years of research into using **high-level languages**
for circuit description. 20+ years commercial tooling
(Synopsys Behavioural Compiler in 1994)

- FPGAs becoming more **powerful** and **prevalent**.
Most recently in datacentres.
- But still **difficult** to program and debug!
To both **hardware** and **non-hardware** people.
Both **technical** and **non-technical** difficulties.
- 30+ years of research into using **high-level languages** for circuit description. 20+ years commercial tooling (Synopsys Behavioural Compiler in 1994)
- Experience has been mixed — you can't be everything to everybody! But lots of progress.

High-level
development and debugging
of
FPGA-based network programs


High-level
development and debugging
of
FPGA-based network programs

Gates (+ Interconnections)




Hardware Description Language

(e.g., Verilog)



Gates (+ Interconnections)




**General Purpose Language
(High-Level Synthesis)**

(e.g., C)




Hardware Description Language

(e.g., Verilog)



Gates (+ Interconnections)




Domain Specific Language
(e.g., PP, PX, P4)

**General Purpose Language
(High-Level Synthesis)**
(e.g., C)

Hardware Description Language
(e.g., Verilog)

Gates (+ Interconnections)




Domain Specific Language
(e.g., PP, PX, P4)

**General Purpose Language
(High-Level Synthesis)**
(e.g., C)

Hardware Description Language
(e.g., Verilog)

Gates (+ Interconnections)



Hardware Description Language

- Lots of **flexibility**.
- How you **think** code will behave
vs how it's **translated**
vs how it **executes/implements**.
 - “reg” ~ register
 - “inference”
 - “technology mapping”

```
struct node {  
    unsigned int prev_node : IDX_WIDTH;  
    unsigned int next_node : IDX_WIDTH;  
    unsigned int data       : DATA_WIDTH;  
}
```

```
struct node memory [MAX_DEPTH_IDX+1];
```



```
`define DATA_F_LSB 0
`define DATA_F_MSB (`DATA_F_LSB + DATA_WIDTH - 1)
`define DATA_F_WORD `DATA_F_MSB:`DATA_F_LSB

`define NEXT_NODE_F_LSB (`DATA_F_MSB + 1)
`define NEXT_NODE_F_MSB (`NEXT_NODE_F_LSB + IDX_WIDTH - 1)
`define NEXT_NODE_F_WORD `NEXT_NODE_F_MSB:`NEXT_NODE_F_LSB

`define PREV_NODE_F_LSB (`NEXT_NODE_F_MSB + 1)
`define PREV_NODE_F_MSB (`PREV_NODE_F_LSB + IDX_WIDTH - 1)
`define PREV_NODE_F_WORD `PREV_NODE_F_MSB:`PREV_NODE_F_LSB


reg [`PREV_NODE_F_MSB:`DATA_F_LSB] memory [MAX_DEPTH_IDX:0];
```

Domain Specific Language
(e.g., PP, PX, P4)

**General Purpose Language
(High-Level Synthesis)**
(e.g., C)

Hardware Description Language
(e.g., Verilog)

Gates (+ Interconnections)



Domain-Specific Language

- Much **less flexibility**. Must stay within “domain”.
- Can achieve **good performance** and more **development support** (e.g., richer types), and **shorter cycles** of development.
- **Tuning** can be tricky — e.g., breakout to HDL.

Domain Specific Language
(e.g., PP, PX, P4)


**General Purpose Language
(High-Level Synthesis)**

(e.g., C)

Hardware Description Language

(e.g., Verilog)

Gates (+ Interconnections)



High-Level Synthesis

- Use “**familiar**” language.
- Usually **not the full language**. e.g., dynamic allocation only partly supported.
- Often involves library support and language extensions.
- **Tuning** can be tricky — e.g., breakout to HDL.

...

A: $x = (\text{some expression})$

B: $y = (\text{some expression})$

...



...

A: $x = (\text{some expression})$

B: $y = (\text{some expression})$

...

A

B

...

A: $x = (\text{some expression})$

C: $f(x)$

B: $y = (\text{some expression})$

...

A

B

C

...

A: $x = (\text{some expression})$

C: $f(x)$

B: $y = (\text{some expression})$

...

A

C

B

...

A: x = (some expression)

B: y = (**v.cplx** expression)

...

A

B

...

A: $x = (\text{some expression})$

B: $y = (\text{some expression})$

...

A

B.2

B.1

...

A: $x = (\text{some expression})$

B: $y = (\text{some expression})$

...

A

B.1

B.2

...

A: $x = (\text{some expression})$

B: $y = (\text{some expression})$

...

B.2

A

B.1



“The user can control how aggressively Stratus HLS packs these operations into each clock period. Creating designs with Stratus HLS can save months of backend effort by preventing timing closure problems.”



Goal

High-level
development and debugging
of
FPGA-based network programs

...using HLS

It won't work...

It won't work...

- **Performance will suck!**
Use HDL modules from HLL for resource-related IP.

It won't work...

- **Performance will suck!**
Use HDL modules from HLL for resource-related IP.
- **HLS tools are expensive and closed-source.**
Various academic tools exist.

It won't work...

- **Performance will suck!**
Use HDL modules from HLL for resource-related IP.
- **HLS tools are expensive and closed-source.**
Various academic tools exist.
- **Not sufficiently expressive.**
Can be fixed. (With ingenuity.)

It won't work...

- **Performance will suck!**
Use HDL modules from HLL for resource-related IP.
- **HLS tools are expensive and closed-source.**
Various academic tools exist.
- **Not sufficiently expressive.**
Can be fixed. (With ingenuity.)
- **How to run this in software?**
Create emulation environment + shadow library.

Concerns

- Providing benefits for **hardware people**:
improved time-to-market, prototyping, development support, debugging, can breakout to HDL.

Concerns

- Providing benefits for **hardware people**:
improved time-to-market, prototyping, development support, debugging, can breakout to HDL.
- Providing benefits for **non-hardware people**:
through less steep learning curve, software-like development mindset.


Concerns

- Providing benefits for **hardware people**: improved time-to-market, prototyping, development support, debugging, can breakout to HDL.
- Providing benefits for **non-hardware people**: through less steep learning curve, software-like development mindset.
- Comparable or better **performance** (latency +throughput) or resource **utilisation** to hand-written HDL.

Our system: **Emu**

(High-level)

Software
description
of network
program




Hardware
description
of network
program

(1) HLS

**(High-level)
Software
description
of network
program**

C#



**Hardware
description
of network
program**

Verilog

<http://www.cl.cam.ac.uk/~djg11/kiwi/>

```
public class Data {
    public bool matched = false;
    public ulong result = 0;
}


public class LRU
{
    public static Data Lookup(ulong key_in)
    {
        Data res = new Data();
        ulong idx = HashCAM.Read(key_in);
        if (HashCAM.matched) {
            res.matched = HashCAM.matched;
            res.result = NaughtyQ.Read(idx);
            NaughtyQ.BackOfQ(idx);
        }
        return res;
    }

    public static void Cache(ulong key_in, ulong value_in)
    {
        ulong idx = NaughtyQ.Enlist(value_in);
        HashCAM.Write(key_in, idx);
    }
}
```

(2) Library support

(High-level)
Software
description
of network
program

C#
+ libraries





Hardware
description
of network
program

Verilog
+ libraries

(3) Host environment

(High-level)
**Software
description
of network
program**





C#
+ libraries



**Hardware
description
of network
program**

Verilog
+ libraries

<http://github.com/niksu/Pax>



```
private ForwardingDecision OutsideToInside(TEncapsulation packet)
{
    // Retrieve the mapping. If a mapping doesn't exist, then it means that we're not
    // aware of a session to which the packet belongs: so drop the packet.
    var key = new ConnectionKey(packet.GetSourceNode(), packet.GetDestinationNode());
    NatConnection<TPacket, TNode> connection;
    if (NAT_MapToInside.TryGetValue(key, out connection))
    {
        var destination = connection.InsideNode;

        // Update any connection state, including resetting the inactivity timer
        connection.ReceivedPacket(packet, packetFromInside: false);

        // Rewrite the packet destination
        packet.SetDestination(destination);



        // Update checksums
        packet.UpdateChecksums();

        // Forward on the mapped network port
        return new ForwardingDecision.SinglePortForward(destination.InterfaceNumber);
    }
    else
    {
        return Drop;
    }
}
```

(3) Hardware envir.

(High-level)
**Software
description
of network
program**

C#
+ libraries




**Hardware
description
of network
program**

Verilog
+ libraries




<http://netfpga.org/>



Lifting & shadowing

(High-level)
Software
description
of network
program



Hardware
description
of network
program

C#
+ libraries

Verilog
+ libraries



 NetFPGA

```

[Kiwi.OutputBitPort("NQ_enable")]
protected static bool enable;
[Kiwi.InputBitPort("NQ_ready")]
protected static bool ready;
[Kiwi.InputBitPort("NQ_crashed")]
protected static bool crashed;

[Kiwi.OutputWordPort(3, 0, "NQ_command")]
protected static byte command;

[Kiwi.InputWordPort(3, 0, "NQ_idx_out")]
protected static ulong idx_out;
[Kiwi.InputWordPort(7, 0, "NQ_data_out")]
protected static ulong data_out;

[Kiwi.OutputWordPort(3, 0, "NQ_idx_in")]
protected static ulong idx_in;
[Kiwi.OutputWordPort(7, 0, "NQ_data_in")]
protected static ulong data_in;

// Nonvolatile copies of outputs.
public static ulong idx_out_nv;
public static ulong data_out_nv;

public static ulong Enlist(ulong data_in)
{
    while (ready) { Kiwi.Pause(); }
    command = (byte)op_code.Enlist;
    NaughtyQ.data_in = data_in;
    enable = true;
    Kiwi.Pause();
    while (!ready) { Kiwi.Pause(); }
    Kiwi.Pause();
    idx_out_nv = idx_out;
    data_out_nv = data_out;
    enable = false;
    Kiwi.Pause();
    return idx_out_nv;
}

```



```
[Kiwi.OutputBitPort("NQ_enable")]
protected static bool enable;
[Kiwi.InputBitPort("NQ_ready")]
protected static bool ready;
[Kiwi.InputBitPort("NQ_crashed")]
protected static bool crashed;

[Kiwi.OutputWordPort(3, 0, "NQ_command")]
protected static byte command;


[Kiwi.InputWordPort(3, 0, "NQ_idx_out")]
protected static ulong idx_out;
[Kiwi.InputWordPort(7, 0, "NQ_data_out")]
protected static ulong data_out;

[Kiwi.OutputWordPort(3, 0, "NQ_idx_in")]
protected static ulong idx_in;
[Kiwi.OutputWordPort(7, 0, "NQ_data_in")]
protected static ulong data_in;


// Nonvolatile copies of outputs.
public static ulong idx_out_nv;
public static ulong data_out_nv;
```



```
public static ulong Enlist(ulong data_in)
{
    while (ready) { Kiwi.Pause(); }
    command = (byte)op_code.Enlist;
    NaughtyQ.data_in = data_in;
    enable = true;
    Kiwi.Pause();
    while (!ready) { Kiwi.Pause(); }
    Kiwi.Pause();
    idx_out_nv = idx_out;
    data_out_nv = data_out;
    enable = false;
    Kiwi.Pause();
    return idx_out_nv;
}
```




```
public static ulong Enlist(ulong data_in)
{
    while (ready) { Kiwi.Pause(); }
    command = (byte)op_code.Enlist;
    NaughtyQ.data_in = data_in;
    enable = true;
    Kiwi.Pause();
    while (!ready) { Kiwi.Pause(); }
    Kiwi.Pause();
    idx_out_nv = idx_out;
    data_out_nv = data_out;
    enable = false;
    Kiwi.Pause();
    return idx_out_nv;
}
```





```
public static ulong Enlist(ulong data_in)
{
    while (ready) { Kiwi.Pause(); }
    command = (byte)op_code.Enlist;
    NaughtyQ.data_in = data_in;
    enable = true;
    Kiwi.Pause();
    while (!ready) { Kiwi.Pause(); }
    Kiwi.Pause();
    idx_out_nv = idx_out;
    data_out_nv = data_out;
    enable = false;
    Kiwi.Pause();
    return idx_out_nv;
}
```

```
public static ulong Enlist(ulong data_in)
{
    while (ready) { Kiwi.Pause(); }
    command = (byte)op_code.Enlist;
    NaughtyQ.data_in = data_in;
    enable = true;
    Kiwi.Pause();
    while (!ready) { Kiwi.Pause(); }
    Kiwi.Pause();
    idx_out_nv = idx_out;
    data_out_nv = data_out;
    enable = false;
    Kiwi.Pause();
    return idx_out_nv;
}
```



Signals
Time
clk=0
command[3:0] =1
crashed=0
data_in[7:0] =02
data_out[7:0] =00
enable=1
idx=00000010
idx_in[3:0] =x
idx_out[3:0] =0
ready=0
reset=0



Signals

Time

clk=0

command[3:0] =1

crashed=0

data_in[7:0] =02

data_out[7:0] =00

enable=1

idx=00000010

idx_in[3:0] =x


idx_out[3:0] =0

ready=0



reset=0




Signals
Time
clk=0
command[3:0] =1
crashed=0
data_in[7:0] =02
data_out[7:0] =00
enable=1
idx=00000010
idx_in[3:0] =x
idx_out[3:0] =0
ready=0
reset=0




Signals
Time
clk=0
command[3:0] =1
crashed=0
data_in[7:0] =02
data_out[7:0] =00
enable=1
idx=00000010
idx_in[3:0] =x
idx_out[3:0] =0
ready=0
reset=0



Signals	
Time	
clk=0	
command[3:0] =1	
crashed=0	
data_in[7:0] =02	
data_out[7:0] =00	
enable=1	
idx=00000010	
idx_in[3:0] =x	
idx_out[3:0] =0	
ready=0	
reset=0	







Workflow

HDL-based development and integration stages


Packet processor
modelled in Verilog



Embedding in
dataplane





Embedding in
rest of **pipeline**




Design is tested using a **testbench** that simulates the hardware being fed a set of packets, and checking the packets that result.



The design is ultimately processed by FPGA vendor-specific tools to generate an image that programs the FPGA. Packets received on physical network ports are processed using our logic.



Design is tested using a **testbench** that simulates the hardware being fed a set of packets, and checking the packets that result.




The design is ultimately processed by FPGA vendor-specific tools to generate an image that programs the FPGA. Packets received on physical network ports are processed using our logic.



.NET bytecode can be executed in .NET VM on various OSs, and debugged using existing tools.

Layers of abstraction between the .NET VM and the OS-provided **virtual** or **physical** network interfaces.

Virtualisation of interfaces enables us to use the packet processor inside a **network simulator**.




Network-scale testing can be done cheaply and easily within a single machine.

Some examples


- Learning switch
- ICMP echo and TCP ping
- DNS
- Memcached
- NAT

Some results


Platform	Reference Switch	Emu Switch
Logic Utilisation	11.42%	12.9 %
Memory Utilisation	13.23%	13.5%
Bandwidth	32Gbps	32.7Gbps
Port-to-port Latency	823ns	825ns



(a) DNS Hit - CDF of Query Latency



(a) Memcached - Latency



(b) Memcached - Throughput

High-level
development and **debugging**
of
FPGA-based network programs

“Program-hosted Directability” (PhD)

- Program direction
- PhD: transforming programs to **host their own directability features**.
- “direction feature” becomes a program in **constrained language**.
- Can **invoke/reconfigure** these features **at runtime**.



Original program behaviour

(Normal interaction
with external world)



Program

Hosted directability



Director

trace V **max_trace_idx**

$g()$;

$V = f(X, Y)$;


$N++$;

trace V max_trace_idx

$g()$;


$V = f(X, Y)$;


$N++$;



```
if  $V\_trace\_idx < \text{max\_trace\_idx}$  then  
     $V\_trace\_buf[V\_trace\_idx] := V$ ;  
    inc  $V\_trace\_idx$ ;  
    continue  
else  
    inc  $V\_trace\_overflow$ ;  
    break
```







Program memory

Location code

Controller's
memory


Original program behaviour

(Normal interaction
with external world)




Program

Hosted directability




Director



Command	Behaviour
print X	Print the value of variable X from the source program.
break L $\langle B \rangle$	Activate a (conditional) breakpoint at the position of label L .
unbreak L	Deactivate a breakpoint.
backtrace $\langle \$ \rangle$	Print the “function call stack”.
watch X $\langle B \rangle$	Break when X is updated and satisfies a given condition.
unwatch X	Cancel the effect of the “watch” command.
count { <div> reads X $\langle B \rangle$ $\langle \\$ \rangle$ writes X $\langle B \rangle$ $\langle \\$ \rangle$ calls $fname$ $\langle B \rangle$ $\langle \\$ \rangle$ start X $\langle B \rangle$ $\langle \\$ \rangle$ stop X clear X print X full X </div>	Count the reads or writes to a variable X , or the calls to a function $fname$.
trace { <div> start X $\langle B \rangle$ $\langle \\$ \rangle$ stop X clear X print X full X </div>	Trace a variable, subject to a condition being satisfied, and up to trace some length. Stop tracing a variable. Clear a variable’s trace buffer. Print the contents of a variable’s trace buffer. Check if a variable’s trace buffer is full.

Table 2. Directing commands making up language \mathfrak{D} . Note that count has similar subcommands to those of trace, to clear the counters, get their current value, and find out if a maximum value has been reached.



Artefact	Utilisation (%)		Performance		
	Logic	Flip-flops	Duration (#cycles)	Latency (μ s)	Queries- per-sec (KQPS)
DNS+ELA	99.74	100.40	57	1.83	1176
DNS+2e	234.61	151.06	57	1.86	1176
(Count)	234.46	151.81	62	1.94	1064
(Trace)	218.30	151.84	70	1.99	1010

Table 4. Utilisation and performance profile of the DNS+ELA against the DNS having one extension point, where the extension point is NOP, packet counting, or variable tracing. Latency is indicated at the 99th percentile.

System	Features	state inspection	trace recording	state updating	extension points	break points	stepping	interruption	fine granularity	assertion checking	hang detection	timing checks	software instance	runtime reconfigurable	HLS (vs HDL)	Network/Control	use leftover resource	embed at Source/HDL
(Sosič 1992) Dynascope		✓	✓	✓	✓	✓	✓	✓	✓	✓			✓	✓				
(Goeders and Wilton 2014) HLS-Scope		✓	✓			✓	✓		✓						✓	C		S
(Calagar et al. 2014) Inspect		✓				✓	✓		✓				✓		✓	C		H
(Panjkov et al. 2015)		✓													✓	C		S
(Hung and Wilton 2014) QuickTrace		✓							✓				✓	✓	✓	N	✓	H
(Koch et al. 1998) SLE/CADDY		✓				✓	✓		✓				✓		✓	C		H
(Monson and Hutchings 2015)		✓	✓												✓	C		S
(Curreri et al. 2011)										✓	✓	✓			✓	C		H
(Camera et al. 2005) BORPH		✓	✓	✓		✓	✓	✓	✓							C		H
(see §2.5) PhD		✓	✓	✓	✓	✓		✓	✓	✓			✓	✓		C		

Table 1. Survey of features provided by debugging systems. Blacked-out boxes mean “not applicable”.

Conclusion

- **Goal:** HLS-based development of network programs

Conclusion

- **Goal:** HLS-based development of network programs
- **Currently:** done using HDL or DSL. We use HLS.

Conclusion

- **Goal:** HLS-based development of network programs
- **Currently:** done using HDL or DSL. We use HLS.
- **What's new:** lifting+shadowing, host support environment, improved debugging support.

Conclusion

- **Goal:** HLS-based development of network programs
- **Currently:** done using HDL or DSL. We use HLS.
- **What's new:** lifting+shadowing, host support environment, improved debugging support.
- **Relevance:** will help experienced and novice users of FPGAs, at a time when FPGAs becoming more prevalent.

Thank you

naas-project.org

Extra slides

Three examples:

- print
- break
- unbreak

$$(\text{break } L \langle B \rangle) \in \mathfrak{C} \qquad X \in \text{Var}_p$$

$$(\text{break } L \langle B \rangle) \in \mathfrak{C} \quad X \in \text{Var}_p$$

$$p \quad \text{print } X \quad \sqsubseteq_{\mathfrak{C}} \quad p \quad (\text{need differentiating criteria})$$

$$\begin{array}{c}
(\text{break } L \langle B \rangle) \in \mathfrak{C} \quad X \in \text{Var}_p \\
\hline
p \quad \text{print } X \quad \sqsubseteq_{\mathfrak{C}} \quad p \quad \left\{ \begin{array}{l} \check{D} = \{\} \\ \check{C} = \{\} \\ D_c = \lambda \mathcal{D}'. \quad X \rightsquigarrow N; \\ \text{print}(N) \end{array} \right.
\end{array}$$

conditional $\langle B \rangle$ $t =$

$$\begin{cases} t & \text{if } \langle B \rangle = \text{true} \\ \text{if } I_1 == I_2 \text{ then } t & \text{if } \langle B \rangle = (I_1 = I_2) \\ \text{else continue} \end{cases}$$

$\llbracket \text{break } L \langle B \rangle \rrbracket_{SP} = \text{conditional } \langle B \rangle \text{ break}$

conditional $\langle B \rangle t =$

$$\begin{cases} t & \text{if } \langle B \rangle = \text{true} \\ \text{if } I_1 == I_2 \text{ then } t & \text{if } \langle B \rangle = (I_1 = I_2) \\ \text{else continue} \end{cases}$$

$$\begin{aligned}
& \llbracket \text{break } L \langle B \rangle \rrbracket_{SP} = \text{conditional } \langle B \rangle \text{ break} \\
& \llbracket \text{break } L \langle B \rangle \rrbracket = @L : \{ \llbracket \text{break } L \langle B \rangle \rrbracket_{SP} \} \\
& \text{conditional } \langle B \rangle t = \\
& \quad \left\{ \begin{array}{ll} t & \text{if } \langle B \rangle = \text{true} \\ \text{if } I_1 == I_2 \text{ then } t & \text{if } \langle B \rangle = (I_1 = I_2) \\ \text{else continue} & \end{array} \right.
\end{aligned}$$

$$L \notin p \quad p <_{\frac{1}{L}} p'$$

$$p \stackrel{\text{break } L \langle B \rangle}{\sqsubseteq_{\mathfrak{C}}} p'$$

$$\begin{aligned} \llbracket \text{break } L \langle B \rangle \rrbracket_{SP} &= \text{conditional } \langle B \rangle \text{ break} \\ \llbracket \text{break } L \langle B \rangle \rrbracket &= @L : \{ \llbracket \text{break } L \langle B \rangle \rrbracket_{SP} \} \\ \text{conditional } \langle B \rangle \ t &= \\ &\begin{cases} t & \text{if } \langle B \rangle = \text{true} \\ \text{if } I_1 == I_2 \text{ then } t & \text{if } \langle B \rangle = (I_1 = I_2) \\ \text{else continue} \end{cases} \end{aligned}$$

$$\begin{array}{c}
 L \notin p \quad p <_L^1 p' \\
 \hline
 p \quad \text{break } L \langle B \rangle \quad p' \quad \left\{ \begin{array}{l} \check{D} = \{(\langle \text{bp} \rangle, L, 1)\} \\ \sqsubseteq_{\mathfrak{C}} \end{array} \right.
 \end{array}$$

$$\begin{aligned}
 \llbracket \text{break } L \langle B \rangle \rrbracket_{SP} &= \text{conditional } \langle B \rangle \text{ break} \\
 \llbracket \text{break } L \langle B \rangle \rrbracket &= @L : \{ \llbracket \text{break } L \langle B \rangle \rrbracket_{SP} \} \\
 \text{conditional } \langle B \rangle t &= \\
 &\left\{ \begin{array}{ll} t & \text{if } \langle B \rangle = \text{true} \\ \text{if } I_1 == I_2 \text{ then } t & \text{if } \langle B \rangle = (I_1 = I_2) \\ \text{else continue} & \end{array} \right.
 \end{aligned}$$

$$\begin{array}{c}
L \notin p \quad p <_L^1 p' \\
\hline
p \quad \text{break } L \langle B \rangle \sqsubseteq_{\mathfrak{C}} p' \quad \left\{ \begin{array}{l} \check{D} = \{(\langle \text{bp} \rangle, L, 1)\} \\ \check{C} = \{SP[L \mapsto \llbracket \text{break } L \langle B \rangle \rrbracket_{SP}]\} \end{array} \right.
\end{array}$$

$$\begin{aligned}
&\llbracket \text{break } L \langle B \rangle \rrbracket_{SP} = \text{conditional } \langle B \rangle \text{ break} \\
&\llbracket \text{break } L \langle B \rangle \rrbracket = @L : \{\llbracket \text{break } L \langle B \rangle \rrbracket_{SP}\} \\
&\text{conditional } \langle B \rangle t = \\
&\quad \left\{ \begin{array}{ll} t & \text{if } \langle B \rangle = \text{true} \\ \text{if } I_1 == I_2 \text{ then } t & \text{if } \langle B \rangle = (I_1 = I_2) \\ \text{else continue} & \end{array} \right.
\end{aligned}$$

$$\begin{array}{c}
L \notin p \quad p <^1_L p' \\
\hline
p \xrightarrow{\text{break } L \langle B \rangle} p' \sqsubseteq_{\mathfrak{C}} \left\{ \begin{array}{l}
\check{\mathcal{D}} = \{(\langle \text{bp} \rangle, L, 1)\} \\
\check{\mathcal{C}} = \{SP[L \mapsto \llbracket \text{break } L \langle B \rangle \rrbracket_{SP}]\} \\
D_c = \lambda \mathcal{D}'. \text{ if } (\langle \text{bp} \rangle, L, 1) \in \mathcal{D}' \text{ then } \mathcal{D}' \\
\text{else} \\
\llbracket \text{break } L \langle B \rangle \rrbracket \rightsquigarrow \lceil L \rceil; \\
(\langle \text{bp} \rangle, L, 0 \mapsto 1) : \in \mathcal{D}'
\end{array} \right.
\end{array}$$

where

$$\begin{aligned}
\llbracket \text{break } L \langle B \rangle \rrbracket_{SP} &= \text{conditional } \langle B \rangle \text{ break} \\
\llbracket \text{break } L \langle B \rangle \rrbracket &= @L : \{ \llbracket \text{break } L \langle B \rangle \rrbracket_{SP} \} \\
\text{conditional } \langle B \rangle t &= \\
&\left\{ \begin{array}{ll}
t & \text{if } \langle B \rangle = \text{true} \\
\text{if } I_1 == I_2 \text{ then } t & \text{if } \langle B \rangle = (I_1 = I_2) \\
\text{else continue} &
\end{array} \right.
\end{aligned}$$

$$(\text{break } L \langle B \rangle) \in \mathfrak{C}$$

$$p \quad \text{unbreak } L \quad p \\ \sqsubseteq \mathfrak{C}$$

$$(\text{break } L \langle B \rangle) \in \mathfrak{C}$$

$$p \quad \text{unbreak } L \quad p \\ \sqsubseteq \mathfrak{C}$$

$$\llbracket \text{unbreak } L \rrbracket = @L : \{\text{continue}\}$$

$$(\text{break } L \langle B \rangle) \in \mathfrak{C}$$

$$p \quad \text{unbreak } L \quad \sqsubseteq_{\mathfrak{C}} \quad p \quad \left\{ \begin{array}{l} \check{\mathcal{D}} = \{\} \\ \check{\mathcal{C}} = \{\} \\ D_c = \lambda \mathcal{D}'. \text{ if } (\langle \text{bp} \rangle, L, 0) \in \mathcal{D}' \text{ then } \mathcal{D}' \\ \text{else } \llbracket \text{unbreak } L \rrbracket \rightsquigarrow \lceil L \rceil; \\ (\langle \text{bp} \rangle, L, 1 \mapsto 0) : \in \mathcal{D}' \end{array} \right.$$

where

$$\llbracket \text{unbreak } L \rrbracket = @L : \{\text{continue}\}$$